

Wistron Confidential

MV


2008/07/16

REV :MV-01

<Core Design>		
緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title		
NORN 2.0		
Size A3	Document Number NORN 2.0	Rev -1
Date: Wednesday, July 16, 2008	Sheet 1 of 52	

NORN 2.0 Block Diagram

Project code : 91.4Y801.001
PCB P/N : 07243-SA
Revision : DB1



緯創資通

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Block Diagram

Size
A3

Document Number

NORN 2.0

Rev

-1

Date: Wednesday, July 16, 2008

Sheet 2 of 52

<Core Design>		
<div><div>緯創資通</div><div>Wistron Corporation</div><div>21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.</div></div>		
Title		
Change Notes List		
Size	Document Number	Rev
A3	NORN 2.0	-1
Date:	Wednesday, July 16, 2008	Sheet 3 of 52

Voltage Rails O MEANS ON X MEANS OFF

power plane State	+BB LDO3 LDO5	+3VALW +5VALW	+1.8V +0.9V	+5VS +3VS +1.5VS +1.05VM +VGA_CORE +CPU_CORE +VCCP	+3VM	CLOCK
S0	O	O	O	O	O	O
S3/M1	O	O	O	X	O	O
S3	O	O	O	X	O	O
S5 S4/AC	O	O	X	X	X	O
S5 S4/Battery only	O	X	X	X	X	X
S5 S4/AC & Battery don't exist	X	X	X	X	X	X

PCI Devices

EETERNAL	IDSEL#	REQ/GNT#	PIRQ
Cardreader & 1394	AD22	2	G,E

DMA Channel	Device
DMA0	Modem/LAN
DMA1	ECP
DMA2	Floppy Disk
DMA3	Audio
DMA4	(Cascade)
DMA5	Unused
DMA6	Unused
DMA7	Unused

USB PORT#	Destination
0	Walk-up1 (Right Side)
1	Free
2	EXPRESS SLOT
3	WLAN
4	Walk-up2 (Left Side)
5	Walk-up3
6	Bluetooth
7	WWAN
8	Fingerprint
9	Dock1 (HUB)
10	Camera
11	Dock2 (IDE)



Symbols	Description
DY/DUMMY	No install
1KR2J	Resistor 1K ohm ,Size 0402 ,5%
1KR3F	Resistor 1K ohm ,Size 0603 ,1%
GP	ROHS parts
NC	Pin no connect to anything

IRQ	Device
0	System Timer
1	Keyboard
2	N/A
3	Serial port (COM2) ,LAN/Modem
4	Serial port (COM1)
5	Audio/VGA
6	Floppy
7	Parallel port
8	System CMOS/Real-time clock
9	Microsoft ACPI
10	N/A,Modem,LAN
11	Mass storage control/PCI simple communication control
12	synactic PS2 port GlidePAD
13	Numeric Data Process
14	Primary IDE interface ,HDD
15	Secondary IDE interface ,CD-ROM
16	Mobile Intel Crestline Express Chipset Family Microsoft UAA Bus Drive for High Definition Audio Intel 82801H (ICH8 Family) PCI Express Root Port -27D0 Broadcom NetXtreme Gigabit Ethernet
17	Intel 82801H (ICH8 Family) PCI Express Root Port -27D2 Broadcom 802.11b/g WLAN Intel 82801H (ICH8 Family) USB Universal Host Control
18	Intel 82801H (ICH8 Family) USB Universal Host Control Richo R5C853 Integrates FlashMedia Control Richo R5C853 Gemcore based SmartCard Control
19	Intel 82801H (ICH8 Family) PCI Express Root Port -27D6 Intel 82801H (ICH8 Family) USB Universal Host Control
20	Intel 82801H (ICH8 Family) USB Universal Host Control Intel 82801H (ICH8 Family) USB2 Enhanced Host Control
21	Intel 82801H (ICH8 Family) USB Universal Host Control
22	SDA Standard Compliant SD Host Control
23	HP Mobile Data Protection Sensor

<Core Design>


緯創資通		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title			
Notes List			
Size A3	Document Number		Rev
	NORN 2.0		-1
Date:	Wednesday, July 16, 2008	Sheet 4 of	52

4 WIRE PWM Fan Control circuit



H_THERMDA, H_THERMDC routing together,
Trace width / Spacing = 10 / 10 mil


ITP Connector



layout note : R7,R10 Pull near cpu



1129 DB2

0513 PV Not install R429, R412 and R436.
0522 PV Install R429, R435, R437 and R412




<Core Design Place R310 with in 200ps (~1") to CPU



8 H_DINV#[3..0] <<< H_DINV#[3..0]
 8 H_DSTBN#[3..0] <<< H_DSTBN#[3..0]
 8 H_DSTBP#[3..0] <<< H_DSTBP#[3..0]
 8 H_D#[63..0] <<< H_D#[63..0]




Place these inside socket cavity on L8(North side Secondary)





Place these inside socket cavity on L8(North side Secondary)






1015 DB1 Connect AR31,BA27,BC29 and E23 to GND.






Place them near to the chip (< 0.5"









DDR SYSTEM MEMORY A







DDR SYSTEM MEMORY B










The schematic diagram shows the input stage of the 6032A. It starts with a +0.9V input connected to a series of capacitors (C100, C69, C122, C55, C150, C545, C530, C525, C182, C521, C540, C536, C513) and SCPU6/6Z-36P components. The components are connected in a chain, with the final output connected to ground.

DDR A MA5	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32	33	34	35	36	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54	55	56	57	58	59	60	61	62	63	64	65	66	67	68	69	70	71	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86	87	88	89	90	91	92	93	94	95	96	97	98	99	100	101	102	103	104	105	106	107	108	109	110	111	112	113	114	115	116	117	118	119	120	121	122	123	124	125	126	127	128	129	130	131	132	133	134	135	136	137	138	139	140	141	142	143	144	145	146	147	148	149	150	151	152	153	154	155	156	157	158	159	160	161	162	163	164	165	166	167	168	169	170	171	172	173	174	175	176	177	178	179	180	181	182	183	184	185	186	187	188	189	190	191	192	193	194	195	196	197	198	199	200	201	202	203	204	205	206	207	208	209	210	211	212	213	214	215	216	217	218	219	220	221	222	223	224	225	226	227	228	229	230	231	232	233	234	235	236	237	238	239	240	241	242	243	244	245	246	247	248	249	250	251	252	253	254	255	256	257	258	259	260	261	262	263	264	265	266	267	268	269	270	271	272	273	274	275	276	277	278	279	280	281	282	283	284	285	286	287	288	289	290	291	292	293	294	295	296	297	298	299	300	301	302	303	304	305	306	307	308	309	310	311	312	313	314	315	316	317	318	319	320	321	322	323	324	325	326	327	328	329	330	331	332	333	334	335	336	337	338	339	340	341	342	343	344	345	346	347	348	349	350	351	352	353	354	355	356	357	358	359	360	361	362	363	364	365	366	367	368	369	370	371	372	373	374	375	376	377	378	379	380	381	382	383	384	385	386	387	388	389	390	391	392	393	394	395	396	397	398	399	400	401	402	403	404	405	406	407	408	409	410	411	412	413	414	415	416	417	418	419	420	421	422	423	424	425	426	427	428	429	430	431	432	433	434	435	436	437	438	439	440	441	442	443	444	445	446	447	448	449	450	451	452	453	454	455	456	457	458	459	460	461	462	463	464	465</
-----------	---	---	---	---	---	---	---	---	---	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-----	-------



Title			
DDRII-SODIMM SLOT1			
Size Custom	Document Number		Rev
	NORN 2.0		-1
Date: Wednesday, July 16, 2008	Sheet 14	of	52



DOR B MA0	102.	A0
DOR B MA1	101.	A1
DOR B MA2	100.	A2
DOR B MA3	99.	A3
DOR B MA4	98.	A4
DOR B MA5	97.	A5
DOR B MA6	94.	A6
DOR B MA7	94.	A7
DOR B MA8	93.	A8
DOR B MA9	91.	A9
DOR B MA10	105.	A10
DOR B MA11	105.	A10/AP
DOR B MA12	89.	A12
DOR B MA13	116.	A12
DOR B MA14	86.	A14
DOR B BS2	84.	A15
	84.	BA16/BA2
DOR B BS0	107.	BA0
DOR B BS1	106.	BA1
DOR B D0	5.	D00
DOR B D1	7.	D01
DOR B D2	17.	D02
DOR B D3	19.	D03
DOR B D4	19.	D04
DOR B D5	6.	D05
DOR B D6	14.	D06
DOR B D7	16.	D07
DOR B D8	23.	D08
DOR B D9	26.	D09
DOR B D10	35.	D10
DOR B D11	37.	D11
DOR B D12	20.	D12
DOR B D13	22.	D13
DOR B D14	36.	D14
DOR B D15	38.	D15
DOR B D16	43.	D16
DOR B D17	45.	D17
DOR B D18	55.	D18
DOR B D19	57.	D19
DOR B D20	44.	D20
DOR B D21	55.	D21
DOR B D22	56.	D22
DOR B D23	58.	D23
DOR B D24	61.	D24
DOR B D25	63.	D25
DOR B D26	73.	D26
DOR B D27	73.	D27
DOR B D28	62.	D28
DOR B D29	64.	D29
DOR B D30	74.	D30
DOR B D31	72.	D31
DOR B D32	123.	D32
DOR B D33	125.	D33
DOR B D34	136.	D34
DOR B D35	137.	D35
DOR B D36	137.	D36
DOR B D37	126.	D37
DOR B D38	134.	D38
DOR B D39	136.	D39
DOR B D40	137.	D40
DOR B D41	143.	D41
DOR B D42	151.	D42
DOR B D43	143.	D43
DOR B D44	140.	D44
DOR B D45	142.	D45
DOR B D46	142.	D46
DOR B D47	152.	D47
DOR B D48	157.	D48
DOR B D49	157.	D49
DOR B D50	159.	D50
DOR B D51	173.	D51
DOR B D52	158.	D52
DOR B D53	160.	D53
DOR B D54	174.	D54
DOR B D55	163.	D55
DOR B D56	179.	D56
DOR B D57	181.	D57
DOR B D58	169.	D58
DOR B D59	168.	D59
DOR B D60	180.	D60
DOR B D61	182.	D61
DOR B D62	182.	D62
DOR B D63	184.	D63

DDR_B_DQS#0	11	DQS0#
DDR_B_DQS#1	29	DQS1#
DDR_B_DQS#2	49	DQS2#
DDR_B_DQS#3	68	DQS3#
DDR_B_DQS#4	129	DQS4#
DDR_B_DQS#5	146	DQS5#
DDR_B_DQS#6	167	DQS6#
DDR_B_DQS#7	186	DQS7#

DDR B DQS0	13	DQS0
DDR B DQS1	31	DQS1
DDR B DQS2	51	DQS2
DDR B DQS3	70	DQS3
DDR B DQS4	131	DQS4
DDR B DQS5	148	DQS5
DDR B DQS6	169	DQS6
DDR B DQS7	188	DQS7

Figure 1 shows the pin connections for the SC2D2U16V5Zy-2GP. The diagram illustrates the connection of various pins to a common ground and power supply. The pins are labeled as follows:

- M_ODT2 (pin 114)
- M_ODT3 (pin 119)
- OTD0
- OTD1
- VREF
- VSS
- GND
- MH1
- DDR2-5

The circuit includes a capacitor C324 connected to the GND pin and a resistor MH1 connected to the MH1 pin. The pin header is labeled with M_ODT2, M_ODT3, OTD0, OTD1, VREF, VSS, GND, MH1, and DDR2-5.

RAS#	108	DDR_B_RAS#	<<<	DDR_B_RAS#	10
CAS#	109	DDR_B_WE#	<<<	DDR_B_WE#	10
CAS#	113	DDR_B_CAS#	<<<	DDR_B_CAS#	10
CS0#	110	DDR_CS2_DIMMB#	<<<	DDR_CS2_DIMMB#	9
CS1#	115	DDR_CS3_DIMMB#	<<<	DDR_CS3_DIMMB#	9
CKE0	79	DDR_CKE2_DIMMB	<<<	DDR_CKE2_DIMMB	9
CKE1	80	DDR_CKE3_DIMMB	<<<	DDR_CKE3_DIMMB	9
CK0	30	M_CLK_DDR2	<<<	M_CLK_DDR2	9
CK0	32	M_CLK_DDR#2	<<<	M_CLK_DDR#2	9
CK1	164	M_CLK_DDR3	<<<	M_CLK_DDR3	9
CK1	166	M_CLK_DDR#3	<<<	M_CLK_DDR#3	9
DM0	10	DDR_B_DM0	_____		
DM1	26	DDR_B_DM1	_____		
DM2	52	DDR_B_DM2	_____		
DM3	67	DDR_B_DM3	_____		
DM4	130	DDR_B_DM4	_____		
DM5	147	DDR_B_DM5	_____		
DM6	170	DDR_B_DM6	_____		
DM7	185	DDR_B_DM7	_____		

[illegible]

VDD	87
VDD	82
VDD	87
VDD	88
VDD	95
VDD	96
VDD	103
VDD	104
VDD	111
VDD	112
VDD	117
VDD	118

VSS	3
VSS	8
VSS	9
VSS	12
VSS	15
VSS	18
VSS	21
VSS	24
VSS	27
VSS	28
VSS	33
VSS	34
VSS	39
VSS	40
VSS	41
VSS	42
VSS	47
VSS	48
VSS	53
VSS	54
VSS	59
VSS	60
VSS	65
VSS	66
VSS	71
VSS	72
VSS	77
VSS	78
VSS	121
VSS	122
VSS	127
VSS	128

VSS	132
VSS	133
VSS	138
VSS	139
VSS	144
VSS	145
VSS	149
VSS	150
VSS	155
VSS	156
VSS	161
VSS	162
VSS	165
VSS	168
VSS	171
VSS	172
VSS	177
VSS	178
VSS	183
VSS	184
VSS	187
VSS	190
VSS	193
VSS	196
GND	201
MH2	MH2


DDR2-200P-20-GP-U1

<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.




Title	DDRII-SODIMM SLOT2
-------	---------------------------

Size Custom	Document Number NORN 2.0	Rev -1
Date: Wednesday, July 16, 2008	Sheet 15 of	52





緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Clock Generator SLG8SP553			
Size	Document Number		Rev
	NORN 2.0		-1
Date:	Wednesday, July 16, 2008	Sheet 16 of	52



CRT

Layout Note : HSYNC & VSYNC SHOULD BE ROUTED TO DOCK CRT CONN. ,THEN TO SYSTEM CRT CONN.




<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title			CRT/TV CONNECTOR	
Size A3	Document Number	NORN 2.0		Rev -1
Date: Wednesday, July 16, 2008	Sheet 17	of 52		

LVDS CONN


1016 DB1 Change the P/N of LVDS.



Near the LVDS1 connector




0321 SI2a



Place close to LVDS1.

SUPPORT LED INVETER




1019 DB1 Reserve C700, C710 and C711 and place near to LVDS1.




Place close to LVDS1.


1024 DB1 Reserve Pads for RF solution.


LCD POWER CIRCUIT






0321 SI2a To solve LCD panel lightnen when inserting power.













Q13 & Q14 connect SMLINK and SMBUS in S) for SMBus 2.0 compliance


SMBUS



0709 MV Not install U49, U79, R621, R620, R284 and R767.




0709 MV Install R282, R286, R234 and R225 with 0402_0 ohm pads.




緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title	
ICH9M(5/5)-GND	
Size	Document Number
NORN 2.0	
Date: Wednesday, July 16, 2008	Sheet 23 of 52
Rev -1	

SATA HDD


1016 DB1 Change SATA1 connector to 14 pins.
1018 DB1 Change SATA1 connector to 30 pins.
1018 DB1 Change SATA1 connector to 24 pins.





1023 DB1 Remove R384.





Place them Near to Chip






Place them Near to Connector



NEWCARD Connector









緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Magnetic & RJ45/RJ11			
Size A3	Document Number		Rev -1
	NORN 2.0		
Date: Wednesday, July 16, 2008	Sheet 26	of	52


WLAN SWITCH & LED




Mini-Card--WWAN





Mini-Card--WLAN




ACCELEROMETER






PORT	PLACE TO
MONO_OUT	X
PORT A	HP OUT (AUDIO BD)
PORT B	MIC (AUDIO BD)
PORT C	INT MIC
PORT D	DOCK LINE OUT
PORT E	DOCK LINE IN
PORT F	MB SPKR


Place close to CODEC Pin7








Layout Note:
Use double via from pin 7 to DGND.
Make short direct connection.




AMP. FOR INTERNAL ARRAY MICROPHONE








32Mb x 1



Debug port





1. Keep traces of SPI as short as possible and keep trace spacing close to 7mils to any other signal (basically follow specs).
2. AMT designs need 2x2MB SPI parts in addition to connecting to a debug connector. Keep stuffing options from 2nd SPI part to debug connector very close to 2nd part so stub effect can be eliminated during testing as needed.





緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			TPM/BIOS/24 DEBUG PORT
Size	Document Number	Rev	
A3	NORN 2.0	-1	
Date:	Wednesday, July 16, 2008	Sheet	31 of 52






```
1203 DB2 Change THP1
from 8pin to 6pin.
0227 SI1b Reverse the pin
define of THP1.
```




<Core Design>

緯創資通 **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
MDC/KBD/ON OFF/T.P.			
Size A3	Document Number		Rev
	NORN 2.0		-1
Date: Wednesday, July 16, 2008	Sheet	33	of 52





1001 DB1 Add RC for EMI resquest.




MAX4596

IN	NO TO COM	COM TO NO
L	OFF	
H	ON	


CLOSE DOCKING CONN.




1015 DB1 Remove TV-OUT connection.



0514 PV Change R344, R345 and R346 from 0 ohm to 22 ohm@100MHz beads.




1018 DB1




0227 S11b Swap the pin of the LED signal R3-1 and R3-2

DOCK CONN. 100 PIN



Power Pins


2 sets
Set 1 = 18.5V @ 4A per contact
Set 2 = VBATR @ 3A per contact




<Core Design>

<p>緯創資通 Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.</p>		
<p>Title Docking CONN</p>		
Size A3	Document Number NORN 2.0	Rev -1
Date: Wednesday, July 16, 2008	Sheet 34	of 52


+1.05VM to +VCCP Transfer




+3VALW to +3VS Transfer




+5VALW to +5VS Transfer




+3VALW to +3VM Transfer




+3VALW to +3VM_WOL




Discharge circuit-2 for V-M




Discharge circuit-1




0120 SI1 Disconnect PWR_GD from R645-2/U53-3.







Adaptor in to generate DCBATOUT





MAIN BATTERY CONNECTOR



BAY BATTERY CONNECTOR







$I_d=6.3A$
 $Q_g=6\sim9nC$,
 $R_{ds(on)}=23\sim29m\Omega$

5V $I_{omax}=4A$
 $OCP>8A$

$I_d=8.6A$
 $Q_g=12\sim16nC$,
 $R_{ds(on)}=13\sim16.5m\Omega$
 CYNTEC 3.3uH
 $I_{dc}=6A$ $6.5*6.9*3$
 $DCR=28m\Omega$

NEC 220uF, V size
 $ESR=25m\Omega$
 $r_{ipple}=2.2A$

1019 DB1 Reserve 0.1u and 2200pF caps
 and place near to U103.

0212 SI1 Install R790 and C791
 for RF snubber circuit.

Close to TPS51120

$$V_{out}=1V \cdot (R_1+R_2)/R_2$$

$I_d=6.3A$
 $Q_g=6\sim9nC$,
 $R_{ds(on)}=23\sim29m\Omega$

3D3V $I_{omax}=4A$
 $OCP>8A$

$I_d=8.6A$
 $Q_g=12\sim16nC$,
 $R_{ds(on)}=13\sim16.5m\Omega$

CYNTEC 2.2uH
 $I_{dc}=8A$ $6.5*6.9*3$
 $DCR=18m\Omega$

NEC 220uF, V size
 $ESR=25m\Omega$
 $r_{ipple}=2.2A$

1019 DB1 Reserve 0.1u and 2200pF caps
 and place near to U105.

0212 SI1 Install R791 and
 C792 for RF snubber circuit.

Close to TPS51120


0417 SI2b Change back to original
 design circuit.
 Pull high 51120_EN1 and 51120_EN2
 to 51120_V5FILT.

	GND	VREF2	FLOAT	V5FILT
SKIPSEL	AUTOSKIP	AUTOSKIP /FAULTS OFF	PWM	PWM
COMP	N/A	N/A	CURRENT MODE	D-Cap MODE
TONSEL	380k/CH1 580k/CH2	280k/CH1 430k/CH2	220k/CH1 330k/CH2	180k/CH1 270k/CH2
VFB1	ADJ.	ADJ.	ADJ.	5V Fixed Output
VFB2	ADJ.	ADJ.	ADJ.	3.3V Fixed Output
EN1, EN2	Switcher OFF	not use	Switchchr ON	Switcher ON
EN3, EN5	LDO OFF	not use	LDO ON	LDO on (EN3 only)

<Core Design>

緯創資通 Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin,
 Taipei Hsien 221, Taiwan, R.O.C.


Title			TPS51120 +3VALW/+5VALW		
Size	Document Number	NORN 2.0		Rev	-1
A3					
Date:	Wednesday, July 16, 2008	Sheet	41	of	52




	GND	OPEN	V5FILT
TONSEL	240k/CH1 300k/CH2	300k/CH1 360k/CH2	360k/CH1 420k/CH2


$$V_{out} = 0.764V * (R1 + R2) / R2$$

```
Vtrip(mV)=Rtrip(Kohm)*10(uA)
Iocp=(Vtrip/Rdson)+((1/(2*L*f))*((Vin-Vout)*Vout)/Vin))
```










1203 DB2 Change from +3VS to +3VALW.



6261A_VID0	0R0402-PAD 2	1	R459	H_VID0
6261A_VID1	0R0402-PAD 2	1	R460	H_VID1
6261A_VID2	0R0402-PAD 2	1	R461	H_VID2
6261A_VID3	0R0402-PAD 2	1	R462	H_VID3
6261A_VID4	0R0402-PAD 2	1	R463	H_VID4
6261A_VID5	0R0402-PAD 2	1	R475	H_VID5
6261A_VID6	0R0402-PAD 2	1	R494	H_VID6



Close to Inductor (L67)



- Close to Inductor (L67)

<Core Design>



Wistron Incorporated
21F, 88, Hsin Tai Wu Rd
Hsichih, Taipei

Title	CPU CORE(1/2) ISL6261A
-------	-------------------------------

Size	Document Number
------	-----------------

Norn 2.0

Re

Date: Wednesday, July 16, 2008


Sheet 44 of 52

WWW.AliSaler.Com

U19= 84.01426.037

U20 ,U98= 84.01412.037


1019 DB1 Reserve 0.1u and 2200pF caps and place near to U152.



When test without cpu,
R581 & R582 change to 0 ohms




<Core Design>

		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title CPU CORE(2/2) ISL6261A			
Size A3	Document Number Norn 2.0		Rev -1
Date: Wednesday, July 16, 2008	Sheet 45	of 52	











Layout Note: Add guard GND around SD_CLK
Change +3VS_CARD to 40mils



Layout Note:
Place R1143 as close as possible to pin84 of U40.



CAMERA

1203 DB2 Remove R167, R168, R139 and R140 pads.

21 USB20_P10 <<< USB_10+


21 USB20_N10 <<< USB_10-

FingerPrint



21 USB20_P8 <<< USB_8+

21 USB20_N8 <<< USB_8-

HOTSTART




21 FING_OFF >>>




Place these 4 Caps close to CAP1.


1203 DB2 Remove ESD diodes U27 and U31.




FingerPrint Conn.




0325 SI2a



CAMERA Conn.







SYSTEM CAPACITY BOARD.



Vol up , Vol down , Mute , Presentation

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichin, Taipei Hsien 221, Taiwan, R.O.C.

Title			Camera/W-COM/Light Sensor
Size	Document Number	Rev	
A3		-1	
Date: Wednesday, July 16, 2008		Sheet	52



<Core Design>

緯創資通 Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			SMSC2103 Thermal Sensor	
Size	Document Number	NORN 2.0		Rev
A3				-1
Date:	Wednesday, July 16, 2008	Sheet	51	of 52

